•	-1400		1525 U.S. PTO
Customer No. 20350 04/13/00 . FOWNSEND and TOWNSEND and CREW LLP	Attorney Docket No.	18865-004500US	28
Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834	Client Ref No.	17732-1394	- % <u>~</u>
415) 576-0200	"Express Mail" Label No	EL394877849US	<u>i</u>
ASSISTANT COMMISSIONER FOR PATENTS	Date of Deposit:	April 13, 2000	
BOX PATENT APPLICATION Washington, D.C. 20231	I hereby certify that this is be Postal Service "Express Ma under 37 CFR 1.10 on the d	il Post Office to Addressee	" service
Sir: Iransmitted herewith for filing under 37 CFR 1.53(b) is the $[X]$ patent application of	Assistant Commissioner for Washington, D.C. 2023	Patents	_
inventor(s)/Applicant Identifier: Maria Cristina B. Estacio et al. For: FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON 1	MOSFET DEVICE	,	
Enclosed are: X	(s).		
In view of the Unsigned Declaration as filed wi Applicant requests deferral of the filing fee un	th this application and pursu ntil submission of the Missin	nant to 37 CFR §1.53(f), g Parts of Application.	

DO NOT CHARGE THE FILING FEE AT THIS TIME.

Facsimile:

(415) 576-0300

Kevin T. LeMond Reg No.: 35,933 Attorneys for Applicant

SF 1086651 v1

Telephone: (415) 576-0200

PATENT APPLICATION

FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON MOSFET DEVICE

Inventor(s):

Maria Cristina B. Estacio Villa Leyson Ph 2B-Blk5-22 Bacayan Talamban, Cebu City, Cebu, 6000 Philippines a citizen of Philippines

Maria Clemens Y. Quinones 756 E St. Jude Acres Bulacao, Pardo Cebu City, Cebu, 6000 Philippines a citizen of Philippines

Assignee:

Fairchild Semiconductor Corporation 333 Western Ave., MS 01-00 South Portland, Maine 04106

Entity: Large

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834 (415) 576-0200

15

20

25

30

PATENT

Attorney Docket No.: 18865-45US Client Reference No.: 17732-1394

FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON MOSFET DEVICE

BACKGROUND OF THE INVENTION

1. Field Of The Invention

The present invention relates to a chip device and a method of manufacture thereof and more particularly, to a chip device and a method of manufacture thereof that includes direct attachment of a bumped die to a leadframe and coupling of a set of leads to the bump die with a clip.

2. Description Of The Prior Art

Semiconductor power switching devices, and particularly, power MOSFET devices continue to push the lower limits of on-state resistance. While silicon technology has advanced significantly in the past decade, essentially the same decades old package technology continues as the primary packaging means. The epoxy or soldered die attach along with aluminum or gold wire interconnects is still a preferred power device package methodology.

Recently, chip devices have been manufactured and packaged by connecting the die within the device to the leads directly through a low resistance solder connection. By using a second leadframe element and solder to connect the device conductors and the first leadframe, a direct connection is enabled. Furthermore, the size and shape of the second leadframe may be tailored to fit the chip device and to minimize its electrical and thermal resistance.

When gold wire bonding is done on a gate connection within a chip, the use of adhesives will introduce resin bleeds that are difficult to control and can interfere with the gate bond contact integrity. When silver-filled adhesives are used on the source and drain connections, since adhesives do not flow selectively, the resulting device is

15

20

25

30

generally more prone to source shorting within the gate or drain. Additionally, adhesives generally have inferior electrical conductivity compared to solders.

Recently, copper straps have been used to couple dies to leads. Generally, with such arrangements, more than 60% of the die area is occupied by the copper strap with adhesives underneath the copper strap. This means less mold plastic is available to securely hold the internal assembly. Since a bigger area is allocated for adhesives, this also means more chances for void formation of the chip device.

Finally, general manufacturing processes for chip devices include attaching the backside of the die with epoxy. Generally, such adhesives have inferior thermal and electrical conductivity in comparison to solders.

SUMMARY OF THE INVENTION

The present invention provides a method of making a chip device wherein a bumped die that includes a plurality of solder bumps thereon is provided and a leadframe including source and gate connections is also provided. The bumped die is placed on the leadframe such that solder bumps contact the source and gate connections. A lead rail with a plurality of leads is provided along with a copper clip. The copper clip is attached to a backside of the bumped die with solder paste such that it contacts the drain regions of the bumped die and a lead rail and is further attached along an edge to the lead rail.

In accordance with one aspect of the present invention, the solder paste is placed on the backside of the bumped die prior to attaching the copper clip.

In accordance with a further aspect of the present invention, the solder paste is placed on the copper clip prior to attaching the copper clip.

In accordance with yet another aspect of the present invention, the solder bumps are reflowed prior to attaching the copper clip.

Thus, the present invention provides an improved chip device and a method of making it. The process does not require any wire bonding because the drain connections are directly soldered on the copper clip during solder reflow while the source and gate bumps are directly coupled to the leadframe. The resulting gate connections are more reliable compared to those produced by the gate wire bonding process.

Additionally, solder is used for both the source and drain connections, and thus wetting can only happen on the solderable metals making it less probable for gate shorting as both

10

15

20

25

30

connections are isolated with non-wettable areas. Additionally, solder alloys have better conductivity compared to adhesives, which leads to lower RDSon performance of the chip device.

Other features and advantages of the present invention will be understood upon reading and understanding the detailed description of the preferred exemplary embodiments, found hereinbelow, in conjunction with reference to the drawings, in which like numerals represent like elements.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a perspective view of a chip device in accordance with the present invention;

Figure 2 is a schematic side sectional view of a bumped die;

Figure 3 is a perspective view of a leadframe with flux dispensed thereon for manufacturing a chip device in accordance with the present invention:

Figure 4 is an exploded view of the bumped die and the leadframe for manufacturing a chip device in accordance with the present invention; and

 $\label{eq:Figure 5} Figure \ 5 \ is \ a \ perspective \ view \ of the \ bumped \ die \ and \ the \ lead frame \ coupled \ to \ one \ another.$

DETAILED DESCRIPTION OF THE PREFERRED EXEMPLARY EMBODIMENTS

Figure 1 illustrates a chip device 10 in accordance with the present invention. The chip device includes a leadframe 11 that includes a plurality of leads 12 and a separate lead rail 13 that includes a plurality of leads 14. A bumped die 15 is attached to the leadframe. A clip 16 is placed on the bumped die backside and attached thereto. Additionally, an edge 17 of the clip is placed within a v-groove 18 of the lead rail.

As can be seen in Figure 3, bumped die 15 includes a plurality of solder bumps 20, preferably arranged in rows over a source area 21 of the die on a top surface of the die. A solder bump 22 is also placed on a gate area 23 of the die, which is also on the top surface of the die.

Preferably, the bumped die is provided as a single unit.

Die 12 is preferably a one-piece item that is often referred to in the art as a "bumped die." As can be seen in Figure 2, a bumped die includes die 12, "under bump

material" that serves as an intermediate layer 26 between the top surface of the die and solder bump 22, and the solder bumps themselves. Preferably, the under bump material is one of TiW, Cu, Au or an equivalent. In the example illustrated in Figure 2, the under bump material is broken into three layers – Cu plating 26a, sputtered Cu 26b and sputtered Ti 26d.

Figure 3 illustrates leadframe 11 with flux 27 dispensed thereon. The flux may be dispensed, for example, by stamping, with a multi-needle dispense nozzle or any other suitable method known in the art.

The bumped die is preferably flip chip attached on to leadframe 11, i.e, it is "flipped" from a sawn tape onto the leadframe. The bumped die is placed on the leadframe such that gate solder bump 22 contacts the gate connection region 23 on the leadframe while the source solder bumps 20 contact the source connections 21 on the leadframe.

Solder paste 30 is dispensed on a backside of the bumped die and into elongated v-groove 18 in lead rail 13. Clip 16, preferably consisting of copper, is supplied, (preferably in reel form) and pick-and-placed onto the die backside such that edge 17 of the copper clip is placed within the elongated v-groove. Thus, the clip provides contact with the chip's drain regions (which are located on the chip's backside) and couples these drain regions to leads 14 of the lead rail.

In one embodiment of the present invention, during manufacturing of the chip device, after coupling the clip to the backside of the bumped die and the lead rail, a one time reflow of the solder bumps on the bumped die and the solder paste on the die backside is performed. In an alternative embodiment, the solder bumps may be reflowed after flip chip attaching the bumped die to the leadframe and then a second reflow is performed after placing the copper clip on the die backside.

Accordingly, the present invention provides an improved chip device and simple methods for manufacturing it. The manufacturing process does not require any wire bonding because the drain connections are directly soldered on the copper clip during solder reflow while the source and gate bumps are directly coupled to the leadframe. The resulting gate connections are more reliable compared to those produced by the gate wire bonding process. Additionally, solder is used for both the source and drain connections, and thus wetting can only happen on the solderable metals making it less probable for gate shorting as both connections are isolated with non-wettable areas.

20

25

30

5

10

15

Additionally, solder alloys have better conductivity compared to adhesives, which leads to lower RDSon performance of the chip device.

Although the invention has been described with reference to specific exemplary embodiments, it will appreciated that it is intended to cover all modifications and equivalents within the scope of the appended claims.

is attached to the bumped die with solder paste.

WHAT IS CLAIMED IS:


1	 A method of making a chip device, the method comprising:
2	providing a bumped die including a plurality of solder bumps thereon;
3	providing a leadframe including source and gate connections;
4	placing the bumped die on the leadframe such that the solder bumps
5	contact the source and gate connections;
6	providing a copper clip;
7	attaching the copper clip to a backside of the bumped die with solder paste
8	such that the coupler clip contacts drain regions of the bumped die and a lead rail; and
9	reflowing the solder paste and solder bumps.
1	2. A method in accordance with claim 1 wherein the solder paste is
2	placed on the backside of the bumped die prior to attaching the copper clip.
•	
1	3. A method in accordance with claim 1 wherein the solder paste is
2	placed on the copper clip prior to attaching the copper clip.
1	 A method in accordance with claim 1 wherein the solder bumps are
2	reflowed prior to attaching the copper clip.
1	5. A chip device comprising:
2	a leadframe including source and gate connections;
3	a bumped die including solder bumps on a top side, the bumped die being
4	attached to the leadframe such that the solder bumps contact the source and gate
5	connections; and
6	a copper clip attached to a backside of the bumped die such that the
7	coupler clip contacts drain regions of the bumped die and a lead rail.
1	A chip device in accordance with claim 5 wherein the copper clip

FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON MOSFET DEVICE


ABSTRACT OF THE DISCLOSURE

A chip device including a leadframe that includes source and gate connections, a bumped die including solder bumps on a top side that is attached to the leadframe such that the solder bumps contact the source and gate connections, and a copper clip attached to the backside of the bumped die such that the copper clip contacts drain regions of the bumped die and a lead rail. The chip device is manufactured by flip chipping a bumped die onto the leadframe and placing the copper clip on a backside of the trench die such that the backside of the trench die is coupled to the lead rail. The process involves reflowing the solder bumps on the bumped die and solder paste that is placed between the copper clip and the backside of the bumped die.


SE 1063194 v2





Figurel



15







Attorney Docket No.: 18865-004500US Client Reference No.: 17732-1394

DECLARATION

As a below named inventor	I declare that	r÷

My residence, nost office ad-	dress and citizenship are as stated	d below next to my name; I	believe I am the original	i, first and sole
and the same of th	listed below) or an original, first	and injut inventor (if plure) is	nventore are named below	a of the subject
inventor (if only one name is	listed below) or an original, first	and John inventor (ii piurai ii	aventors are named below) or and subject
and the state of t	for which a patent is sought on t	he invention entitled: FLIP	CLIP ATTACH AND C	OPPER CLIP
matter which is clautied and	for which a patent is sought on t	ne mrendon endaces. 2 222	CDIA III III CIC III I	
ATTACH ON MOSFET DI	EVICE the specification of which	is attached hereto or	was filed on	as
Application No.	and was amended on	(if applicable).		

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

THE R. P. LEWIS TO.

13

				Priority Claimed Under	
	Country	Application No.	Date of Filing	35 USC 119	
Ī					

顶 hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

*		
	Application No.	Filing Date
7		
8		

ii I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the tight subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in La Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or La Title 37, Code of Federal Regulations.

	Date of Filing	Status
Application No.	Date of Finng	Status

Full Name of Inventor 1.	Last Name: ESTACIO	First Name: Maria CRISTINA	Middle Name or I	
Residence &	City: Talamban, Cebu City, Cebu	State/Foreign Country: Philippines	Country of Citizer Philippines	isnip:
Citizenship: Post Office Address:	Post Office Address: Villa Leyson Ph 2B-Blk5-22 Bacayan	City: Talamban, Cebu City, Cebu	State/Country: Philippines	Postal Code: 6000
Full Name of Inventor 2:	Last Name: QUINONES	First Name: Maria CLEMENS	Middle Name or I Y.	
Residence & Citizenship:	City: Cebu City, Cebu	State/Foreign Country: Philippines	Country of Citizer Philippines	
Post Office Address:	Post Office Address: 756 E St. Jude Acres Bulacao, Pardo	City: Cebu City, Cebu	State/Country: Philippines	Postal Code: 6000

Attorney Docket No.: 18865-004500US Client Reference No.: 17732-1394

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2
Maria Cristina B. Estacio	Maria Clemens Quinones
Date	Date

SF 1086653 v1

2 of 2